# 8-bit Proprietary Microcontrollers

CMOS

# F<sup>2</sup>MC-8L MB89580B/580BW Series

## MB89583B/585B/589B/P585B/P589B/ MB89583BW/585BW/P585BW

### DESCRIPTION

The MB89580B/BW series is a line of general-purpose, single-chip microcontrollers. In addition to a compact instruction set, these microcontrollers contain a variety of peripheral functions, such as PLL clock control, timers, a serial interface, a PWM timer, and the USB function. In particular, these microcontrollers contain one USB function channel to support both high and low speeds.

### FEATURES

### Package type

64-pin LQFP package (0.5 mm pitch) and 64-pin QFP package (0.65 mm pitch)

#### · High-speed operations at low voltage

Minimum execution time :  $0.33 \,\mu s$  (Automatically generates a 12 MHz main clock and a 48 MHz USB interface synchronization clock with an externally supplied 6 MHz clock and the internal PLL circuit.)


#### • F<sup>2</sup>MC-8L CPU core

Instruction set that is optimum to the controllers -Multiplication and division instructions

-16-bit arithmetic operations

-branch instructions by bit testing

-bit manipulation instructions, etc.



#### (Continued)

#### • PLL clock control

The internal PLL clock circuit allows the use of low-speed clocks which are advantageous to noise characteristics.

(6 MHz externally-supplied clock : Internal system clock oscillated at 12 MHz)

#### • Various timers

8-bit PWM timer (can be used as either 8-bit PWM timer  $\times$  2 channels or PPG timer  $\times$  1 channel) Internal 21-bit timebase timer

#### • Internal USB transceiver circuit (Compatible with high and low speeds)

#### USB function

Compliant to USB Protocol Revision 1.0 Support for both low and full speeds (selectable) Allows four endpoints to be specified at maximum. Types of transfer supported : control/interrupt/bulk/isochronous Built-in DMAC (Maps the buffer for each endpoint on to the internal RAM to directly access the memory for function's send and receive data.)

#### UART/serial interface

Built-in UART/SIO function (selectable by switching)

#### • External interrupt

 $\label{eq:External interrupt (level detection $\times$ 8 channels)$ Eight inputs are independent of one another and can also be used for resetting from low-power consumption mode (the L-level detection feature available) .$ 

#### • Low power consumption (standby mode supported)

Stop mode (There is almost no current consumption since oscillation stops.) Sleep mode (This mode stops the running CPU.)

#### • A maximum of 53 general-purpose I/O ports General-purpose I/O ports (CMOS) : 34

General-purpose output ports (CMOS) : 8 General-purpose I/O ports (Nch open drain) : 3 General-purpose input ports (CMOS 3.3 V input-compatible) : 8

#### Parallel ports

Also serve as eight of the general-purpose I/O ports (CMOS) Interrupt function available Allows asynchronous read and write by external signals

• Power supply

Supply voltage : 3.0 to 5.5 V

### ■ PRODUCT LINEUP

Paramet	Part number er	MB89583B	MB89585B	MB89P585B	MB89589B	MB89P589B	MB89583BW	MB89585BW	MB89P585BW		
ROM siz	ze	8 KB		16	KB		8 KB	16	KB		
RAM siz	ze	512 B	1	KB	18	KB	512 B	1	KB		
Package	9	LQFP-	64 (FPT-64	P-M03)	- •	P-64 4P-M09)	LQFP-	64 (FPT-64	P-M03)		
Operation reset	on at USB		High	impedance	state		Lo	w-level out	out		
Others		MASK	product	OTP/EVA product	MASK product	OTP/EVA product	MASK	product	OTP/EVA product		
CPU fur	nctions	Instruction Instruction Data bit ler Minimum e	length	ne	: 136 : 8 bits : 1 to 3 by : 1, 8, and : 0. 33 µs : 3 µs (6 M	16 bits (6 MHz)					
	General- purpose ports	General-pu General-pu General-pu									
	Parallel ports	Shares eight (P40 through P47) of the above general-purpose I/O ports. Allows asynchronous read and write by external signals. An interrupt function is available to set data.									
Periph- eral func- tions	USB function	Can be set to full/low speed. Four endpoints at maximum Power supply mode : Can be set to own power supply/bus power supply mode. FIFO 8 bits × 8 built in Built-in DMAC (Can be set to DMA transfer to the internal RAM or to the external FIF									
dono	PWM timer	8-bit PWM	timer opera	ation $ imes$ 2 cha	annels (can	also be use	ed as a PPC	$3 \times 1$ chann	el timer)		
	UART SIO		tching betw imple seria	een UART ( I transfer) .	clock-synch	nronous/asy	rnchronous	data transfe	er allowed)		
	Timebase timer	21-bit time	base timer								
	Clock output	Allows out	out of two n	nain clock d	ivisions						
Standby	v mode	Sleep mod	e and Stop	mode							

## ■ PACKAGES AND CORRESPONDING PRODUCTS

Package	MB89583B	MB89585B	MB89P585B	MB89589B	MB89P589B	MB89583BW	MB89585BW	MB89P585BW
FPT-64P-M03	0	0	0	×	×	0	0	0
FPT-64P-M09	×	×	×	0	0	×	×	×

 $\bigcirc$  : Available  $\times$  : Not available

### ■ DIFFERENCES AMONG PRODUCTS

#### 1. Memory Size

Before evaluating using the OTP product, verify its differences from the product that will actually be used.

#### 2. Current Consumption


When operated at low speeds, a product mounted with either one-time PROM or EPROM consumes more current than a product mounted with a mask ROM. However, in sleep/stop mode the current consumption is the same.

For detailed information on each package, see "■ PACKAGE DIMENSIONS."


#### 3. Differences Between the MB89580B series and the MB89580BW Series

MB89580B series : Remains in high impedance state until USB connection takes place. Before the USB connection, use one general-purpose port output to control pullup resistance connection of this port by software.

MB89580BW : Outputs at low level until USB connection takes place.



#### PIN ASSIGNMENT




## ■ PIN DESCRIPTION

Pin No.	Pin name	Circuit type	Function
1	P44/UCK/D4/ DO4	Е	General-purpose CMOS I/O pin UART/S10 clock I/O This pin also serves as a parallel interface/external FIFO data output pin.
2	P45/UO/D5/ DO5	В	General-purpose CMOS I/O pin UART/S10 serial data output This pin also serves as a parallel interface/external FIFO data output pin.
3	P46/UI/ PWM1/D6/ DO6	E	General-purpose CMOS I/O pin UART/S10 serial data input PWM timer This pin also serves as a parallel interface/external FIFO data output pin.
4	P47/PWM2/ D7/DO7	В	General-purpose CMOS I/O pin PWM timer This pin also serves as a parallel interface/external FIFO data output pin.
5	P30/INT0/ CLK	E	General-purpose CMOS I/O pin Clock output pin This pin also serves as an external interrupt input pin. The external interrupt input is a hysteresis input. (Level detection)
6	P31/INT1	Е	General-purpose CMOS I/O pin This pin also serves as an external interrupt input pin. The external interrupt input is a hysteresis input. (Level detection)
7	P32/INT2	Е	General-purpose CMOS I/O pin This pin also serves as an external interrupt input pin. The external interrupt input is a hysteresis input. (Level detection)
8	P33/INT3	Е	General-purpose CMOS I/O pin This pin also serves as an external interrupt input pin. The external interrupt input is a hysteresis input. (Level detection)
9	P34/INT4	Е	General-purpose CMOS I/O pin This pin also serves as an external interrupt input pin. The external interrupt input is a hysteresis input. (Level detection)
10	P35/INT5	Е	General-purpose CMOS I/O pin This pin also serves as an external interrupt input pin. The external interrupt input is a hysteresis input. (Level detection)
11	P36/INT6/ WEX	E	General-purpose CMOS I/O pin This pin also serves as an external interrupt input pin. The external interrupt input is a hysteresis input. (Level detection) This pin also serves as the parallel interface write strobe input pin.
12	P37/INT7/ RDX	E	General-purpose CMOS I/O pin This pin also serves as an external interrupt input pin. The external interrupt input is a hysteresis input. (Level detection) This pin also serves as the parallel interface read strobe input pin.
13	P50/OBF/ IBFX/W	В	General-purpose CMOS I/O pin Interrupt output to the parallel interface host. This pin also serves the OUT FIFO data strobe pin.

Pin No.	Pin name	Circuit type	Function
14	Vss		Power supply pin (GND)
15	P51/R	В	General-purpose CMOS I/O pin. This pin also serves the IN FIFO data strobe pin.
16	P52/EFX	К	General-purpose Nch open drain I/O pin. This pin also serves as the IN FIFO data enable input pin.
17	P53/A0/FFX	к	General-purpose Nch open drain I/O pin. Parallel interface's data select input This pin also serves as the OUT FIFO data enable input pin.
18	P54/CEX	К	General-purpose Nch open drain I/O pin. This pin also serves as the parallel interface device select input pin.
19	RST	I	Reset pin. (Reset on the negative logic low level.)
20	MOD0	F	An operating mode designation pin. Connect directly to Vss.
21	MOD1	F	An operating mode designation pin. Connect directly to Vss.
22	X0	Α	Pins for the crystal oscillator (6 MHz)
23	X1	A	
24	Vss	—	Power supply pin (GND)
25	P27	В	General-purpose CMOS output pin
26	P26	В	General-purpose CMOS output pin
27	P25	В	General-purpose CMOS output pin
28	P24	В	General-purpose CMOS output pin
29	P23	В	General-purpose CMOS output pin
30	P22	В	General-purpose CMOS output pin
31	P21	В	General-purpose CMOS output pin
32	P20	В	General-purpose CMOS output pin
33	P17	В	General-purpose CMOS I/O pin
34	P16	В	General-purpose CMOS I/O pin
35	P15	В	General-purpose CMOS I/O pin
36	P14	В	General-purpose CMOS I/O pin
37	P13	В	General-purpose CMOS I/O pin
38	P12	В	General-purpose CMOS I/O pin
39	P11	В	General-purpose CMOS I/O pin
40	P10	В	General-purpose CMOS I/O pin
41	P07	В	General-purpose CMOS I/O pin
42	P06	В	General-purpose CMOS I/O pin
43	P05	В	General-purpose CMOS I/O pin
44	P04	В	General-purpose CMOS I/O pin

Pin No.	Pin name	Circuit type	Function
45	P03	В	General-purpose CMOS I/O pin
46	P02	В	General-purpose CMOS I/O pin
47	P01	В	General-purpose CMOS I/O pin
48	P00	В	General-purpose CMOS I/O pin
49	Vcc		Power supply pin
50	С		Connect an external capacitor of 0.1 $\mu$ F. When using with 3.3 V power supply, connect this pin with the Vcc pin to set to 3.3 V input.
51	RPVP	USBDRV	USB route port + pin
52	RPVM	USBDRV	USB router port – pin
53	P60/DI0	F	General-purpose CMOS input pin (3.3 V input) This pin also serves as an external FIFO data input pin. (LSB)
54	P61/DI1	F	General-purpose CMOS input pin (3.3 V input) This pin also serves as an external FIFO data input pin.
55	P62/DI2	F	General-purpose CMOS input pin (3.3 V input) This pin also serves as an external FIFO data input pin.
56	P63/DI3	F	General-purpose CMOS input pin (3.3 V input) This pin also serves as an external FIFO data input pin.
57	P64/DI4	F	General-purpose CMOS input pin (3.3 V input) This pin also serves as an external FIFO data input pin.
58	P65/DI5	F	General-purpose CMOS input pin (3.3 V input) This pin also serves as an external FIFO data input pin.
59	P66/DI6	F	General-purpose CMOS input pin (3.3 V input) This pin also serves as an external FIFO data input pin.
60	P67/DI7	F	General-purpose CMOS input pin (3.3 V input) This pin also serves as an external FIFO data input pin. (MSB)
61	P40/D0/DO0	В	General-purpose CMOS I/O pin This pin serves as a parallel interface/external FIFO data output pin.
62	P41/D1/D01	В	General-purpose CMOS I/O pin This pin serves as a parallel interface/external FIFO data output pin.
63	P42/D2/DO2	В	General-purpose CMOS I/O pin This pin serves as a parallel interface/external FIFO data output pin.
64	P43/D3/DO3	В	General-purpose CMOS I/O pin This pin serves as a parallel interface/external FIFO data output pin.

### ■ I/O CIRCUIT TYPE



(Continued) Circuit Туре Remarks USB I/O D<sup>+</sup> input П D<sup>-</sup> input Д D+ Operation input  $D^{-}$ Full D<sup>+</sup> output Full D<sup>-</sup> output USBDRV Low D<sup>+</sup> output Low D<sup>-</sup> output Direction Speed Nch open drain I/O R Pch Pullup control register ∎⊦ Κ Nch Input

### ■ HANDLING DEVICES

#### 1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input or output pins other than the medium- and high-voltage pins or if voltage higher than the rating is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also take care to prevent the analog input from exceeding the digital power supply (Vcc) when the power supply to the analog power system is turned on and off.

#### 2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions and latchup leading to permanent damage to the pins. These unused pins should be connected to a pullup or pulldown resistance of at least 2 k $\Omega$  between the pin and the power supply.

Unused I/O pins should be placed in output state to leave it open or pins that are in input state should be handled the same as unused input pins.

#### 3. Power Supply Voltage Fluctuations

Although Vcc power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that Vcc ripple fluctuations (P-P value) will be less than 10% of the standard Vcc value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

#### ONE-TIME PROM AND EPROM MICROCONTROLLER PROGRAMMING SPECIFICATIONS

PROM mode is available on the MB89P585B/BW microcontrollers. The use of a dedicated adapter allows you to program the devices with a general-purpose ROM programmer. However, keep in mind that electronic signature mode is not available.


#### 1. ROM programmer adapter and its compatible programmers

Pookogo	Compatible adapter	Compatible programmers and models
Package	Sun Hayato Co, Ltd.	Ando Denki K. K.
FTP-64P-M03	ROM2-64LQF-32DP-8LA	AF9708 (Version 1.40 or higher) AF9709 (Version 1.40 or higher) AF9723 (Version 1.50 or higher)

Inquiry:

Sun Hayato Co., Ltd.	: TEL. 81-3-3986-0403
Ando Denki K. K.	: TEL. 81-3-3733-1160


#### 2. Memory map in PROM mode



### 3. Programming the EPROM (Using the Ando Denki K.K. programmer)

- (1) Set the EPROM programmer type code to 17209.
- (2) Load program data on to the EPROM programmer at 0000H to 3FFFH.
- (3) Program C000<sub>H</sub> to FFFF<sub>H</sub> with the EPROM programmer.

#### BLOCK DIAGRAM



## CPU CORE

#### 1. Memory Space

The MB89580B/BW microcontrollers offer a memory space of 64 Kbytes consisting of the I/O, RAM and ROM areas. The memory space contains areas that are used for specific purposes, such as a general-purpose register and a vector table.

• I/O area (addresses : 0000H through 007FH)

This area is assigned with the control and data registers, for example, of peripheral functions to be built in. The I/O area is as accessible as the memory since the area is assigned to a part of the memory space. Direct addressing also allows the area to be accessed faster.

• RAM area

As an internal data area, a static RAM is built in.

The internal RAM capacity varies with the product type.

The area  $80_{\text{H}}$  to FF<sub>H</sub> can be accessed at high speed with direct addressing.


The area  $100_{H}$  to  $1FF_{H}$  can be used a general-purpose register area. (The usable area is limited depending on the product.)

When reset, RAM data becomes undefined.

#### ROM area

As an internal program area, a ROM is built in. The internal ROM capacity varies with the product type. The area FFCO<sub>H</sub> to FFFF<sub>H</sub> should be used for a vector table, for example.

Memory map




### 2. Registers

The MB89580B/BW series has two types of registers; the registers dedicated to specific purposes in the CPU and the general-purpose registers.

The dedicated registers are as follows:

Program counter (PC)	: A 16-bit register to indicate locations where instructions are stored.
Accumulator (A)	: A 16-bit register for temporary storage of operations. In the case of an 8-bit data processing instruction, the lower one byte is used.
Temporary accumulator (T)	: A 16-bit register which performs operations with the accumulator. In the case of an 8-bit data processing instruction, the lower one byte is used.
Index register (IX)	: A 16-bit register for index modification.
Extra pointer (EP)	: A 16-bit register to point to a memory address.
Stack pointer (SP)	: A 16-bit register to indicate a stack area.
Program status (PS)	: A 16-bit register to store a register pointer or a condition code.



The PS register can further be divided into the register bank pointer in the higher 8 bits (RP) and the condition code register in the lower 8 bits (CCR). (See the diagram below.)

	RP							CCR									
	bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	CCR initial value
PS	R4	R3	1	R1	R0	-	_	-	н	I	IL1	IL0	N	Z	V	С	X011XXXX <sub>B</sub>
						I-Flag I-Flag IL 1,0											
					Z	I-Flag Z-Flag /-Flag							]				
)	( : Uno	define	ed		C	-Flag										]	

The RP points to the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule shown next.

										RP higher bits		bits	OP code in lower bits			
	"0"	"0"	"0"	"0"	"0"	"0"	"0"	"1"	R4	R3	R2	R1	R0	b2	b1	b0
	¥	¥	¥	¥	¥	¥	¥	<b>ا ا</b>	¥	¥	¥	¥	+	¥	¥	+
Generated addresses	A15	5 A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0

The CCR consists of the bits indicating arithmetic operation results or transfer data contents and the bits that control CPU operations at the time of an interrupt.

- H flag : The flag is set to "1" when an arithmetic operation results in a carry from bit 3 to bit 4 or in a borrow from bit 4 to bit 3. The bit is cleared to "0" in other instances. The flag is for decimal adjustment instructions; do not use for other than additions and subtractions.
- I flag : Interrupt is enabled when this flag is set to "1." Interrupt is disabled when this flag is set to "0." The flag is set to "0" when reset.
- IL1, 0 : Indicates the level of the interrupt currently enabled. An interrupt is processed only if its level is higher than the value this bit indicates.


IL1	IL0	Interrupt level	High-low
0	0	1	Higher
0	1	I	t
1	0	2	↓
1	1	3	Lower = no interruption

- N flag : The flag is set to "1" when an arithmetic operation results in setting of the MSB to "1" or is cleared to "0" when the MSB is set to "1."
- Z flag : The flag is set to "1" when an arithmetic operation results in "0" or is set to "0" in other instances.
- V flag : The flag is set to "1" when an arithmetic operation results in two's complement overflow or is cleared to "0" if no overflow occurs.
- C flag : The flag is set to "1" when an arithmetic operation results in a carry from bit 7 or in a borrow to bit 7. The flag is cleared to "0" if neither of them occurs. In the case of a shift instruction, the flag is set to the shift-out value.

The following general-purpose registers are provided: General-purpose registers : 8-bit data storage registers

The general-purpose registers are 8 bits in length and located in the register banks in the memory. One bank contains eight registers and the MB89580B/BW microcontrollers allow a total of 16 banks to be used at maximum.

The bank currently in use is indicated by the register bank pointer (RP) .



### ■ I/O MAP

Address	Register name	Register description	Read/write	Initial value		
00н	PDR0	Port 0 data register	R/W	XXXXXXXX		
01н	DDR0	Port 0 direction register	W	00000000		
02н	PDR1	Port 1 data register	R/W	XXXXXXXX		
03н	DDR1	Port 1 direction register	W	00000000		
04н	PDR2	Port 2 data register	R/W	00000000		
05н		Vacancy				
06н		Vacancy				
07н	SYCC	System clock control register	R/W	XXX11X00		
08н	STBC	Standby control register	R/W	0001XXXX		
09н	WDTC	Watchdog timer control register	R/W	0 XXXXXXX		
0Ан	ТВТС	Timebase timer control register	R/W	00XXX000		
0Вн		Vacancy		I		
0Сн	PDR3	Port 3 data register	R/W	XXXXXXXX		
0Dн	DDR3	Port 3 direction register	R/W	00000000		
0Ен		Vacancy		I		
0 <b>F</b> н		Vacancy				
10н	PDR4	Port 4 data register	R/W	XXXXXXXX		
11н	DDR4	Port 4 direction register R/W		00000000		
12н	PDR5	Port 5 data register R/W		XXX111XX		
13н	DDR5	Port 5 direction register	R/W	XXXXXX 00		
<b>14</b> H	PDR6	Port 6 data register	R/W	XXXXXXXX		
15н	PDCR	Parallel port data control register	R/W	XXX00000		
16н to 20н		Vacancy				
21н	PURR0	Port 0 pullup option setting register	R/W	11111111		
22н	PURR1	Port 1 pullup option setting register	R/W	11111111		
23н	PURR2	Port 2 pullup option setting register	R/W	11111111		
24н	PURR3	Port 3 pullup option setting register	R/W	11111111		
25н	PURR4	Port 4 pullup option setting register	R/W	11111111		
26н	PURR5	Port 5 pullup option setting register	R/W	XXX 11111		
27н	CTR1	PWM control register 1	R/W	00000000		
28н	CTR2	PWM control register 2	R/W	000X0000		
29н	CTR3	PWM control register 3	R/W	X000XXXX		
2Ан	CMR1	PWM compare register 1	W	XXXXXXXX		
2Вн	CMR2	PWM compare register 2	W	xxxxxxxx		

Address	Register name	Register description	Read/write	Initial value
2Сн	CKR	Clock output control register	R/W	XXXXXXX 0
2Dн	SCS	Serial clock switching register	R/W	XXXXXXX 0
2 <b>Е</b> н		Vacancy		
2 <b>F</b> н	SMC1	Serial mode control register 1	R/W	00000000
30н	SMC2	Serial mode control register 2	R/W	00000000
31н	SSD	Serial status and control register	R	00001XXX
32н	SIDR/SODR	Serial input/serial output data register	R/W	XXXXXXXX
33н	SRC	Serial rate control register	R/W	XXXXXXXX
34н to 3Вн		Vacancy	i	
3Сн	EIE	External interrupt control register	R/W	00000000
3Dн	EIF	External interrupt flag register	R/W	XXXXXXX 0
3Eн to 3Fн		Vacancy		
40н	DMDR	USB power supply mode register	R/W	XXXXXXX 0
41н to 4Ен		Vacancy		
4F <sub>H</sub>	DBARH	DMA base address register H	R/W	000000XX
50н	UMDR	USB reset mode register	R/W	1000XX00
51н	DBAR	DMA base address register	R/W	XXXXXXXX
52н	TDCR0	Transfer data count register 0	R/W	X000000
53н	TDCR11	Transfer data count register 11	R/W	00000000
54н	TDCR12	Transfer data count register 12	R/W	XXXXXX00
55н	TDCR21	Transfer data count register 21	R/W	00000000
56н	TDCR22	Transfer data count register 22	R/W	XXXXXX00
<b>57</b> н	TDCR3	Transfer data count register 3	R/W	X000000
<b>58</b> н	UCTR	USB control register	R/W	00000000
59н	USTR1	USB status register 1	R/W	00000000
5Ан	USTR2	USB status register 2	R	XXXXXX00
<b>5В</b> н	UMSKR	USB interrupt mask register	R/W	00000000
5Cн	UFRMR1	USB frame status register 1	R	XXXXXXXX
5Dн	UFRMR2	USB frame status register 2	R	XXXXXXXX
<b>5Е</b> н	EPER	USB endpoint enable register	R/W	XXXX0001
5 <b>F</b> н	EPBR0	Endpoint 0 setup register	R/W	X000000
60н	EPBR11	Endpoint setup register 11	R/W	0X000000
61н	EPBR12	Endpoint setup register 12	R/W	00000000

Address	Register name	Register description	Read/write	Initial value					
62н	EPBR21	Endpoint setup register 21	R/W	0X00000					
63н	EPBR22	Endpoint setup register 22	dpoint setup register 22 R/W						
64н	EPBR31	Endpoint setup register 31	dpoint setup register 31 R/W >						
65н	EPBR32	Endpoint setup register 32							
66н to 7Вн		Vacancy							
7Сн	ILR1	Interrupt level setting register 1	W	11111111					
7Dн	ILR2	Interrupt level setting register 2	W	11111111					
<b>7</b> Ен	ILR3	level setting register 3	W	11111111					
<b>7</b> Fн		Vacancy		•					
R/W : • Inform	ation about initial	d, R : Read only, W : Write only	The initial value of this	bit is undefined					

Note : Vacancies are not for use.

### ELECTRICAL CHARACTERISTICS

### 1. Absolute Maximum Ratings

(Vss = 0 V)

Parameter	Symbol	Va	lue	Unit	Remarks
Parameter	Symbol	Min.	Max.	Unit	Remarks
Power supply voltage	Vcc	Vss – 0.3	Vss + 6.0	V	
Input voltage	Vi	Vss - 0.3	Vcc + 0.3	V	Other than P60 to P67
input voltage	VI	Vss - 0.5	Vss + 4.0	V	P60 to P67
Output voltage	Vo	Vss - 0.3	Vcc + 0.3	V	
"L" level average output cur- rent	IOLAV	—	4	mA	Average value (operating current $\times$ operating rate)
"L" level total maximum output current	ΣΙοι	—	100	mA	
"L" level total average output current	ΣΙοιαν	_	40	mA	Average value (operating current × operating rate)
"H" level maximum output current	Іон	_	-15	mA	
"H" level average output current	Іонач		-4	mA	Average value (operating current × operating rate)
"H" level total maximum output current	ΣІон	—	-50	mA	
"H" level total average output current	ΣΙοήαν	—	-20	mA	Average value (operating current × operating rate)
Power consumption	PD		300	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	


WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

Parameter	Symbol		Value		Unit	Remarks
Farameter	Symbol	Min.	Тур.	Max.	Unit	Remarks
Power supply voltage	Vcc	3.0		5.5	V	
Operating temperature	TA	-40		+85	°C	
Smoothing capacitor	Cs	0.1		1.0	μF	At Vcc = 5.0 V*
Series resistance	Rs	_	16		Ω	When the USB function is in use

(Vss = 0 V)

2. Recommended Operating Conditions

\* : Use either a ceramic capacitor or a capacitor with similar frequency characteristics. The capacity of the smoothing capacitor for the Vcc pin should be greater than that of the Cs. When using with a supply voltage of 3.3 V, connect pin C with Vcc to input 3.3 V.






Figure 1 Operating voltage - operating frequency

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

### 3. DC Characteristics

(Vcc = 5.0 V, Vss = 0 V, T<sub>A</sub> = -40 °C to +85 °C)

		<b>D</b> :			Value			
Parameter	Symbol	Pin name	Condition	Min.	Тур.	Max.	Unit	Remarks
"H" level input voltage	Vін	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P54, MOD0, MOD1		0.7 Vcc		Vcc + 0.3	v	
	Vihs	RST, INT0 to INT7, UCK, UI		0.8 Vcc		Vcc + 0.3	V	
	VIH1	P60 to P67		Vss + 2.0	_	Vss + 3.8	V	
"L" level input voltage	Vil	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P54, MOD0, MOD1		Vss - 0.3	_	0.3 Vcc	V	
	Vils	RST, INT0 to INT7, UCK, UI		Vss - 0.3		0.2 Vcc	V	
	VIL1	P60 to P67		Vss - 0.5	_	Vss + 0.8	V	
Open-drain output applica- tion voltage	Vd1	P52 to P54		Vss - 0.3	_	Vcc + 0.3	V	
"H" level out- put voltage	Vон	P00 to P07, P10 to P17, P20 to P24, P30 to P37, P40 to P47, P50, P51	Іон = –2.0 mA	4.0		_	V	
"L" level output voltage	Vol	P00 to P07, P10 to P17, P20 to P24, P30 to P37, P40 to P47, P50 to P54, RST	lo∟ = 4.0 mA	_		0.4	V	(Continued

(Continued)

 $(V_{CC} = 5.0 \text{ V}, \text{ V}_{SS} = 0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$ 


Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks	
Parameter	Symbol	Pin name	Condition	Min.	Тур.	Max.	Unit	Remarks	
Input leakage current (Hi-Z output leakage cur- rent)	lu	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50, P51, P60 to P67	0.0 < Vı < Vcc	-5		+5	μΑ	When no pullup re- sistance is speci- fied	
Open-drain output leak- age current		P52 to P54	$0.0 < V_1 < V_{SS} + 5.5$	_	_	+5	μA		
Pullup resistance	Rpull	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P54, RST	V1 = 0.0 V	25	50	100	kΩ	RST is excluded when pullup resis- tance available is specified.	
Power supply	lcc	Vcc	Fcн = 12.0 MHz Vcc = 5.0 V tinst = 0.333 μs		25	38	mA	MB89P585B/BW, MB89585B/BW, MB89583B/BW MB89P589B, MB89589B	
current	Iccs1		F <sub>CH</sub> = 12.0 MHz V <sub>CC</sub> = 5.0 V t <sub>inst</sub> = 0.333 μs	_	20	30	mA	Sleep mode	
	Іссн		$T_A = 25 \ ^{\circ}C$		5	20	μA	Stop	
Input capaci- tance	Cin	Other than Vcc and Vss	f = 1 MHz		10		pF		

### 4. AC Characteristics

#### (1) Reset Timing

 $(V_{CC} = 5.0 \text{ V}, \text{ Vss} = 0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$ 

Parameter	Symbol	Condition	Value		Unit	Remarks
	Symbol	Condition	Min.	Max.	Unit	Remarks
RST "L" pulse width	tzlzн		16 <b>t</b> HCLY		ns	
Note : they is the internal ma	in clock osci	llating cycle (1	I/2 Fc) .			




#### (2) Power-on Reset and Power On Time

(Vss = 0 V,  $T_A = -40 \ ^{\circ}C$  to +85  $^{\circ}C$ )

Parameter	Symbol	Condition	Va	ue	Unit	Remarks
	Symbol CC	Condition	Min.	Max.	Onic	iteliidi kõ
Power supply rising time	t <sub>R</sub>		0.066	50	ms	
Power supply cutoff time	toff	_	4		ns	Due to repeated operations


Note : The power supply must be up within the selected oscillation stabilization time. When the supply voltage needs to be varied while operating, it is recommended to smoothly start up the voltage.



### (3) Clock Timing

(Vss = 0 V,  $T_A = -40 \ ^{\circ}C$  to +85  $^{\circ}C$ )

Parameter	Symbol Pin name		Condition		Value			Remarks
Faralleter	Symbol	Fin name Condition		Min.	Тур.	Max.	Unit	Kennarks
Clock frequency	Fc	X0, X1			6		MHz	
Clock cycle time	txcyL	X0, X1			166.6	_	ns	
Internal main clock frequency	Fсн	_		—	12		MHz	Twice the Fc
Internal clock cycle	<b>t</b> HCYL				83.3		ns	txcyL/2



### (4) Instruction Cycle


 $(V_{SS} = 0 V, T_A = -40 \ ^{\circ}C \text{ to } +85 \ ^{\circ}C)$ 

Parameter	Symbol	Value	Unit	Remarks
Instruction cycle (Min. execution time)	tinst	4 / Есн, 8 / Есн, 16 / Есн, 64 / Есн		When operating at $F_{CH}$ = 12 MHz $t_{inst}$ = 0.33 $\mu s$ (4 / $F_{CH})$

#### (5) UART Serial I/O Timing

Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Falameter	Symbol	Fininame	Condition	Min.	Max.		IVEIIIdi KS
Serial clock cycle time	<b>t</b> scyc	UCK		2 tinst		μs	
$UCK\downarrow \to UO$	<b>t</b> slov	UCK, UO	Internal shift clock mode	-200	200	ns	
Valid UI $\rightarrow$ UCK $\uparrow$	tıvsн	UI, UCK		200		ns	
UCK $\uparrow \rightarrow$ valid UI hold time	tsнix	UCK, UI		200	_	ns	
Serial clock "H" pulse width	<b>t</b> shsl	UCK		1 t <sub>inst</sub>	_	μs	
Serial clock "L" pulse width	<b>t</b> slsh	UCK	External	1 t <sub>inst</sub>		μs	
$UCK \downarrow \rightarrow UO$ time	<b>t</b> slov	UCK, UO	shift clock	0	200	ns	
Valid UI $\rightarrow$ UCK $\uparrow$	tıvsн	UI, UCK	mode	200	_	ns	
$UCK \uparrow \rightarrow valid UI hold time$	tsнıx	UCK, UI		200		ns	

\* : For information about tinst, see "Instruction Cycle."



### (6) Peripheral Input Timing

Denemoten	Ourseland	D'm morris	O an alitian	Va	lue	11	Remarks
Parameter	Symbol	Pin name	Condition	Min.	Max.	- Unit	
Peripheral input "H" pulse width 1	tı⊔ıнı	INTO to INT7	_	2 t <sub>inst</sub>		μs	
Peripheral input "L" pulse width 1	tıHı∟ı		_	2 t <sub>inst</sub>		μs	
* : For information abou	t t <sub>inst</sub> , see "Inst	ruction Cycle."					
INTO to INT7		< tiHiL1		Ucc		/cc	


0.2 Vcc

0.2 Vcc

### (7) Parallel Port Timing


	1	1	(V	cc = 5.0 V, V	/ss = 0 V, T	A = -40	°C to +85 °C)
Parameter	Symbol	Pin name	Condition	Val	ue	Unit	Remarks
Falameter	Symbol		Condition	Min.	Max.	Unit	IVEIIIdi KS
$IBFX \uparrow \to WEX \downarrow timing$	tihwL	IBFX WEX		1 / 2•t <sub>inst</sub>		μs	
$CEX \downarrow \to WEX \downarrow delay$	tclwL	CEX WEX		0	_	ns	
$WEX \uparrow \rightarrow CEX \uparrow delay$	<b>t</b> wнсн	CEX WEX	_	0	_	ns	
WEX pulse width	<b>t</b> w∟wн	WEX		40		ns	
Write data setup	tovwн	D0 to D7 WEX		10	_	ns	
Write data hold	<b>t</b> whdx	D0 to D7 WEX	—	10	—	ns	
Write address setup	tavwн	A0 WEX		10	_	ns	
Write address hold	twнах	A0 WEX		10		ns	
$OBF \uparrow \to RDX \downarrow timing$	<b>t</b> ohrl	OBF RDX		1 / 2●t <sub>inst</sub>		μs	
$CEX \downarrow \to RDX \downarrow delay$	<b>t</b> CLRL	CEX RDX		0		ns	
$RDX \uparrow  ightarrow CEX \uparrow delay$	tкнсн	CEX RDX	_	0	_	ns	
RDX pulse width	<b>t</b> rlrh	RDX		40		ns	
Read data delay	<b>t</b> rldv	D0 to D7 RDX			15	ns	
Read data hold	<b>t</b> RHDX	D0 to D7 RDX		0		ns	
Read address setup	tavrl	A0 RDX		10	_	ns	
Read address hold	<b>t</b> RHAX	A0 RDX		10		ns	

 $(V_{cc} - 5.0 V)$   $V_{cs} = 0 V$   $T_{b} = -40$  °C to +85 °C)



### (8) External FIFO Connection Timing

			(vcc - 0.0 v)	$v_{55} = 0 v$ ,	$\mathbf{IA} = -40 \mathbf{C}$	10 +03	$^{\circ}$ C, Fc = 6 MHz)	
Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks	
Falameter	Symbol		Condition	Min.	Max.	Unit	Romanico	
FIFO empty resetting timing	<b>t</b> efxh	EFX	Not includ- ing the initial resetting af- ter reset	0		ns	Resetting be- fore PKEND is not allowed.	
FIFO empty timing	<b>t</b> efxl	EFX, R	_	0	360	ns		
Read cycle time	<b>t</b> RSCY	R	—	645		ns		
Read clock "H" pulse width	<b>t</b> RHWD	ĸ		145	_	ns		
Valid DI $\rightarrow$ R $\downarrow$ setup time	<b>t</b> DISP	DI7 to DI0,	—	50		ns		
$R \downarrow \rightarrow valid \; DI \; hold \; time$	<b>t</b> dihd	R		0		ns		
FIFO full reset timing	<b>t</b> ffxh	FFX	_	0	_	ns	Resetting be- fore PKEND is not allowed.	
FIFO full timing	<b>t</b> ffxl	FFX, W	_	0	360	ns		
Write recycle time	twscy	W		645		ns		
Write clock "H" pulse width	<b>t</b> whwd	vv		145		ns		
Valid DO $\rightarrow$ W $\uparrow$ setup time	<b>t</b> DOSP	DO7 to		200		ns		
$W \downarrow \rightarrow valid DO hold time$	tdohd	DO0, W		40		ns		



### ■ INSTRUCTIONS (136 INSTRUCTIONS)

Execution instructions can be divided into the following four groups:

- Transfer
- Arithmetic operation
- Branch Others

Table 1 lists symbols used for notation of instructions.

Table 1	Instruction	Symbols
	monuction	Symbols

Symbol	Meaning
dir	Direct address (8 bits)
off	Offset (8 bits)
ext	Extended address (16 bits)
#vct	Vector table number (3 bits)
#d8	Immediate data (8 bits)
#d16	Immediate data (16 bits)
dir: b	Bit direct address (8:3 bits)
rel	Branch relative address (8 bits)
@	Register indirect (Example: @A, @IX, @EP)
A	Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.)
AH	Upper 8 bits of accumulator A (8 bits)
AL	Lower 8 bits of accumulator A (8 bits)
Т	Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the instruction in use.)
TH	Upper 8 bits of temporary accumulator T (8 bits)
TL	Lower 8 bits of temporary accumulator T (8 bits)
IX	Index register IX (16 bits)
EP	Extra pointer EP (16 bits)
PC	Program counter PC (16 bits)
SP	Stack pointer SP (16 bits)
PS	Program status PS (16 bits)
dr	Accumulator A or index register IX (16 bits)
CCR	Condition code register CCR (8 bits)
RP	Register bank pointer RP (5 bits)
Ri	General-purpose register Ri (8 bits, i = 0 to 7)
×	Indicates that the very $\times$ is the immediate data. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
(×)	Indicates that the contents of $\times$ is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
(( × ))	The address indicated by the contents of $\times$ is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
Columns	s indicate the following:

Columns indicate the following: Mnemonic: Assembler notation of an instruction

The number of instructions ~:

#: The number of bytes

Operation: Operation of an instruction

- TL, TH, AH: A content change when each of the TL, TH, and AH instructions is executed. Symbols in the column indicate the following: • "-" indicates no change.

  - dH is the 8 upper bits of operation description data.
  - AL and AH must become the contents of AL and AH prior to the instruction executed.
  - 00 becomes 00.

N, Z, V, C: An instruction of which the corresponding flag will change. If + is written in this column, the relevant instruction will change its corresponding flag.

- OP code: Code of an instruction. If an instruction is more than one code, it is written according to the following rule:
  - Example: 48 to  $4F \leftarrow$  This indicates  $48, 49, \dots 4F$ .

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
MOV dir,A	3	2	$(dir) \leftarrow (A)$	_	_	—		45
MOV @IX +off,A	4	2	$((IX) + off) \leftarrow (A)$	_	—	—		46
MOV ext,A	4	3	$(ext) \leftarrow (A)$	_	—	—		61
MOV @EP,A	3	1	$((EP)) \leftarrow (A)$	_	—	—		47
MOV Ri,A	3	1	$(Ri) \leftarrow (A)$	_	_	_		48 to 4F
MOV A,#d8	2	2	$(A) \leftarrow dB'$	AL	_	_	++	04
MOV A,dir	3	2	$(A) \leftarrow (dir)$	AL	_	_	++	05
MOV A,@IX +off	4	2	$(A) \leftarrow (IX) + off)$	AL	_	_	++	06
MOV A,ext	4	3	$(A) \leftarrow (ext)$	AL	_	_	++	60
MOV A,@A	3	1	$(A) \leftarrow ((A))$	AL	_	_	++	92
MOV A,@EP	3	1	$(A) \leftarrow ((EP))$	AL	_	_	++	07
MOV A,Ri	3	1	$(A) \leftarrow (Ri)$	AL	_	_	++	08 to 0F
MOV dir,#d8	4	3	(dir) ← d8	_	_	_		85
MOV @IX +off,#d8	5	3	$((IX) + off) \leftarrow d8$	_	_	_		86
MOV @EP,#d8	4	2	$((D) + OB) \leftarrow d8$					87
MOV @LP,#d8 MOV Ri,#d8	4	2	$((EF)) \leftarrow d8$	_	_	_		88 to 8F
MOVW dir,A	4	2		_	_			
	-		$(dir) \leftarrow (AH), (dir + 1) \leftarrow (AL)$	_	_	_		D5
MOVW @IX +off,A	5	2	$((IX) + off) \leftarrow (AH),$	_	_	_		D6
	-	~	$((IX) + off + 1) \leftarrow (AL)$					54
MOVW ext,A	5	3	$(ext) \leftarrow (AH), (ext + 1) \leftarrow (AL)$	_	-	-		D4
MOVW @EP,A	4	1	$((EP)) \leftarrow (AH), ((EP) + 1) \leftarrow (AL)$	_	-	-		D7
MOVW EP,A	2	1	$(EP) \leftarrow (A)$	_	—	—		E3
MOVW A,#d16	3	3	$(A) \leftarrow d16$	AL	AH	dH	++	E4
MOVW A,dir	4	2	$(AH) \leftarrow (dir), (AL) \leftarrow (dir + 1)$	AL	AH	dH	++	C5
MOVW A,@IX +off	5	2	$(AH) \leftarrow ((IX) + off),$	AL	AH	dH	++	C6
			$(AL) \leftarrow ((IX) + off + 1)$					
MOVW A,ext	5	3	$(AH) \leftarrow (ext), (AL) \leftarrow (ext + 1)$	AL	AH	dH	++	C4
MOVW A,@A	4	1	$(AH) \leftarrow ((A)), (AL) \leftarrow ((A)) + 1)$	AL	AH	dH	++	93
MOVW A,@EP	4	1	$(AH) \leftarrow ((EP)), (AL) \leftarrow ((EP) + 1)$	AL	AH	dH	++	C7
MOVW A,EP	2	1	$(A) \leftarrow (EP)$	—	—	dH		F3
MOVW EP,#d16	3	3	$(EP) \leftarrow d16$	_	—	—		E7
MOVW IX,A	2	1	$(IX) \leftarrow (A)$	_	_	_		E2
MOVW A,IX	2	1	$(A) \leftarrow (IX)$	_	_	dH		F2
MOVW SP,A	2	1	$(SP) \leftarrow (A)$	_	_	_		E1
MOVW A,SP	2	1	$(A) \leftarrow (SP)$	_	_	dH		F1
MOV @A,T	3	1	$((A)) \rightarrow (T)$	_	_	_		82
MOVW @A,T	4	1	$((A)) \leftarrow (TH), ((A) + 1) \leftarrow (TL)$	_	_	_		83
MOVW IX,#d16	3	3	$(IX) \leftarrow d16$	_	_	_		E6
MOVW A,PS	2	1	$(A) \leftarrow (PS)$	_	_	dH		70
MOVW PS,A	2	1	$(PS) \leftarrow (A)$	_	_	_	++++	71
MOVW SP,#d16	3	3	$(SP) \leftarrow d16$	_	_	_		E5
SWAP	2	1	$(AH) \leftrightarrow (AL)$	_	_	AL		10
SETB dir: b	4	2	$(\operatorname{dir})$ : b $\leftarrow$ 1					A8 to AF
CLRB dir: b	4	2	$(dir): b \leftarrow 1$ $(dir): b \leftarrow 0$					A0 to A7
XCH A,T	4	2	$(AL) \leftrightarrow (TL)$	_ AL				42 AU 10 A7
	23	1		AL	ᄮ	dH		
			$(A) \leftrightarrow (T)$	AL	AH	-		43 57
XCHW A,EP	3	1	$(A) \leftrightarrow (EP)$	—	-	dH		F7
	3	1	$(A) \leftrightarrow (IX)$	_	-	dH		F6
XCHW A,SP	3	1	$(A) \leftrightarrow (SP)$	_	-	dH		F5
MOVW A,PC	2	1	$(A) \leftarrow (PC)$	_	_	dH		F0

 Table 2
 Transfer Instructions (48 instructions)

Note During byte transfer to A, T ← A is restricted to low bytes. Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of F<sup>2</sup>MC-8 family)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
ADDC A,Ri	3	1	$(A) \leftarrow (A) + (Ri) + C$	-	_	—	++++	28 to 2F
ADDC A,#d8	2	2	$(A) \leftarrow (A) + d8 + C$	_	_	—	++++	24
ADDC A,dir	3	2	$(A) \leftarrow (A) + (dir) + C$	_	_	—	++++	25
ADDC A,@IX +off	4	2	$(A) \leftarrow (A) + ((IX) + off) + C$	_	_	—	++++	26
ADDC A,@EP	3	1	$(A) \leftarrow (A) + ((EP)) + C$	_	_	_	++++	27
ADDCW A	3	1	$(A) \leftarrow (A) + (T) + C$	_	_	dH	++++	23
ADDC A	2	1	$(AL) \leftarrow (AL) + (TL) + C$	_	_	—	++++	22
SUBC A,Ri	3	1	$(A) \leftarrow (A) - (Ri) - C$	_	_	—	++++	38 to 3F
SUBC A,#d8	2	2	$(A) \leftarrow (A) - dB - C$	_	_	—	++++	34
SUBC A,dir	3	2	$(A) \leftarrow (A) - (dir) - C$	_	_	—	++++	35
SUBC A,@IX +off	4	2	$(A) \leftarrow (A) - ((IX) + off) - C$	_	_	_	++++	36
SUBC A,@EP	3	1	$(A) \leftarrow (A) - ((EP)) - C$	_	_	_	+ + + +	37
SUBCW A	3	1	$(A) \leftarrow (T) - (A) - C$	_	_	dH	+ + + +	33
SUBC A	2	1	$(AL) \leftarrow (TL) - (AL) - C$	_	_	_	++++	32
INC Ri	4	1	$(\dot{R}i) \leftarrow (\dot{R}i) + 1$	_	_	_	+ + + -	C8 to CF
INCW EP	3	1	(ÊP) ← (ÊP) + 1	_	_	_		C3
INCW IX	3	1	$(IX) \leftarrow (IX) + 1$	_	_	_		C2
INCW A	3	1	$(A) \leftarrow (A) + 1$	_	_	dH	++	C0
DEC Ri	4	1	(Ří) ← (Ři) – 1	_	_	_	+++-	D8 to DF
DECW EP	3	1	$(EP) \leftarrow (EP) - 1$	_	_	_		D3
DECW IX	3	1	$(IX) \leftarrow (IX) - 1$	_	_	_		D2
DECW A	3	1	$(A) \leftarrow (A) - 1$	_	_	dH	++	D0
MULU A	19	1	$(A) \leftarrow (AL) \times (TL)$	_	_	dH		01
DIVU A	21	1	$(A) \leftarrow (T) / (AL), MOD \rightarrow (T)$	dL	00	00		11
ANDW A	3	1	$(A) \leftarrow (A) \land (T)$	_	_	dH	+ + R –	63
ORW A	3	1	$(A) \leftarrow (A) \lor (T)$	_	_	dH	+ + R –	73
XORW A	3	1	$(A) \leftarrow (A) \forall (T)$	_	_	dH	+ + R –	53
CMP A	2	1	(TL) – (ÁL)	_	_	_	++++	12
CMPW A	3	1	(T) - (A)	_	_	_	++++	13
RORC A	2	1	$\rightarrow$ C $\rightarrow$ A $\neg $	-	-	-	+ + - +	03
ROLC A	2	1	$-C \leftarrow A \leftarrow$	_	_	_	+ + - +	02
	0	2						4.4
CMP A,#d8	2	2	(A) - d8	_	—	_	++++	14
CMP A,dir	3	2	(A) - (dir)	-	_	_	++++	15
CMP A,@EP	3	1	(A) - ((EP))	-	_	_	++++	17
CMP A,@IX +off	4	2	(A) - ((IX) + off)	-	_	_	++++	16
CMP A,Ri	3	1	(A) - (Ri)	_	-	-	+ + + +	18 to 1F
DAA	2	1	Decimal adjust for addition	_	-	-	+ + + +	84
DAS	2	1	Decimal adjust for subtraction	_	-	-	++++	94
XOR A	2	1	$(A) \leftarrow (AL) \forall (TL)$	-	_	-	++R-	52
XOR A,#d8	2	2	$(A) \leftarrow (AL) \forall d8$	-	—	-	++R-	54
XOR A,dir	3	2	$(A) \leftarrow (AL) \forall (dir)$	-	_	-	++R-	55
XOR A,@EP	3	1	$(A) \leftarrow (AL) \forall ((EP))$	-	_	-	+ + R –	57
XOR A,@IX +off	4	2	$(A) \leftarrow (AL) \forall ((IX) + off)$	-	_	-	++R-	56
XOR A,Ri	3	1	$(A) \leftarrow (AL) \forall (Ri)$	-	_	-	+ + R –	58 to 5F
AND A	2	1	$(A) \leftarrow (AL) \land (TL)$	-	—	—	+ + R –	62
AND A,#d8	2	2	$(A) \leftarrow (AL) \land d8$	-	—	—	+ + R –	64
AND A,dir	3	2	$(A) \leftarrow (AL) \land (dir)$	-	—	—	+ + R –	65

 Table 3
 Arithmetic Operation Instructions (62 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
AND A,@EP	3	1	$(A) \leftarrow (AL) \land ((EP))$	_	-	_	+ + R –	67
AND A,@IX +off	4	2	$(A) \leftarrow (AL) \land ((IX) + off)$	_	_	_	+ + R –	66
AND A,Ri	3	1	$(A) \leftarrow (AL) \land (Ri)$	_	_	_	+ + R –	68 to 6F
OR A	2	1	$(A) \leftarrow (AL) \lor (TL)$	_	_	_	+ + R –	72
OR A,#d8	2	2	$(A) \leftarrow (AL) \lor d8$	_	_	_	+ + R –	74
OR A,dir	3	2	$(A) \leftarrow (AL) \lor (dir)$	_	_	_	+ + R –	75
OR A,@EP	3	1	$(A) \leftarrow (AL) \lor ((EP))$	_	_	_	+ + R –	77
OR A,@IX +off	4	2	$(A) \leftarrow (AL) \lor ((IX) + off)$	_	_	_	+ + R –	76
OR A,Ri	3	1	$(A) \leftarrow (AL) \lor (Ri)$	_	_	_	+ + R –	78 to 7F
CMP dir,#d8	5	3	(dir) - d8	_	_	_	++++	95
CMP @EP,#d8	4	2	((EP)) – d8	_	_	_	++++	97
CMP @IX +off,#d8	5	3	((IX) + off) - d8	_	_	_	++++	96
CMP Ri,#d8	4	2	(Ri) – d8	_	_	_	++++	98 to 9F
INCW SP	3	1	$(SP) \leftarrow (SP) + 1$	—	_	—		C1
DECW SP	3	1	$(SP) \leftarrow (SP) - 1$	-	-	-		D1

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
BZ/BEQ rel	3	2	If Z = 1 then PC $\leftarrow$ PC + rel	-	-	_		FD
BNZ/BNE rel	3	2	If $Z = 0$ then PC $\leftarrow$ PC + rel	_	_	_		FC
BC/BLO rel	3	2	If C = 1 then PC $\leftarrow$ PC + rel	_	_	_		F9
BNC/BHS rel	3	2	If C = 0 then PC $\leftarrow$ PC + rel	_	_	_		F8
BN rel	3	2	If N = 1 then PC $\leftarrow$ PC + rel	_	_	_		FB
BP rel	3	2	If N = 0 then PC $\leftarrow$ PC + rel	_	_	_		FA
BLT rel	3	2	If V $\forall$ N = 1 then PC $\leftarrow$ PC + rel	_	_	_		FF
BGE rel	3	2	If V $\forall$ N = 0 then PC $\leftarrow$ PC + rel	_	_	_		FE
BBC dir: b,rel	5	3	If (dir: b) = 0 then $PC \leftarrow PC + rel$	_	_	_	-+	B0 to B7
BBS dir: b,rel	5	3	If (dir: b) = 1 then PC $\leftarrow$ PC + rel	_	_	_	-+	B8 to BF
JMP @A	2	1	$(PC) \leftarrow (A)$	_	_	_		E0
JMP ext	3	3	$(PC) \leftarrow ext$	_	_	_		21
CALLV #vct	6	1	Vector call	_	_	_		E8 to EF
CALL ext	6	3	Subroutine call	_	_	_		31
XCHW A,PC	3	1	$(PC) \leftarrow (A), (A) \leftarrow (PC) + 1$	_	_	dH		F4
RET	4	1	Return from subrountine	_	_	_		20
RETI	6	1	Return form interrupt	-	-	-	Restore	30

Table 5	Other	Instructions	(9	instructions)	
---------	-------	--------------	----	---------------	--

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
PUSHW A	4	1		_	_	-		40
POPW A	4	1		_	_	dH		50
PUSHW IX	4	1		_	_	_		41
POPW IX	4	1		_	_	_		51
NOP	1	1		_	_	_		00
CLRC	1	1		_	_	_	R	81
SETC	1	1		_	_	_	S	91
CLRI	1	1		_	_	_		80
SETI	1	1		-	—	Ι		90


## ■ INSTRUCTION MAP


Г	•	-	2	e	4	2	9	7	œ	ი	۲	ß	υ	٥	ш	ш
0	NOP	SWAP	RET	RETI	PUSHW A	POPW A	MOV A,ext	MOVW A,PS	CLRI	SETI	CLRB dir: 0	BBC dir: 0,rel	INCW A	DECWA	JMP @A	MOVW A,PC
-	MULU A	DIVU A	JMP addr16	CALL addr16	XI MHSNd	POPW IX	MOV ext,A	MOVW PS,A	CLRC	SETC	CLRB dir: 1	BBC dir: 1,rel	INCW SP	DECW SP	MOVW SP,A	MOVW A,SP
7	ROLC A	CMP A	ADDCA	SUBC	XCH A, T	XOR A	AND A	OR A	MOV @A,T	MOV A,@A	CLRB dir: 2	BBC dir: 2,rel	INCW	DECW	MOVW IX,A	MOVW A,IX
ю	RORC A	CMPW A	ADDCW A	SUBCW A	XCHW A, T	XORW A	ANDW	ORW A	MOVW @A,T	MOVW A,@A	CLRB dir: 3	BBC dir: 3,rel	INCW EP	DECW	MOVW EP,A	MOVW A,EP
4	MOV A,#d8	CMP A,#d8	ADDC A,#d8	SUBC A,#d8		XOR A,#d8	AND A,#d8	OR A,#d8	DAA	DAS	CLRB dir: 4	BBC dir: 4,rel	MOVW A,ext	MOVW ext,A	MOVW A,#d16	XCHW A,PC
5	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	CLRB	BBC	MOVW	MOVW	MOVW	XCHW
	A,dir	A,dir	A,dir	A,dir	dir,A	A,dir	A,dir	A,dir	dir,#d8	dir,#d8	dir: 5	dir: 5,rel	A,dir	dir,A	SP;#d16	A,SP
9	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	CLRB	BBC	MOVW	MOVW	MOVW	XCHW
	A,@IX +d	A,@IX +d	A,@IX +d	A,@IX +d	@IX +d,A	A,@IX +d	A,@IX +d	A,@IX +d	@IX +d,#d8	@IX +d,#d8	dir: 6	dir: 6,rel	A,@IX +d	@IX +d,A	IX,#d16	A,IX
2	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	CLRB	BBC	MOVW	MOVW	MOVW	XCHW
	A,@EP	A,@EP	A,@EP	A,@EP	@EP,A	A,@EP	A,@EP	A,@EP	@EP;#d8	@EP;#d8	dir: 7	dir: 7,rel	A,@EP	@EP,A	EP,#d16	A,EP
œ	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BNC
	A,R0	A,R0	A,R0	A,R0	R0,A	A,R0	A,R0	A,R0	R0,#d8	R0,#d8	dir: 0	dir: 0,rel	R0	R0	#0	rel
6	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BC
	A,R1	A,R1	A,R1	A,R1	R1,A	A,R1	A,R1	A,R1	R1,#d8	R1,#d8	dir: 1	dir: 1,rel	R1	R1	#1	rel
٩	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BP
	A,R2	A,R2	A,R2	A,R2	R2,A	A,R2	A,R2	A,R2	R2,#d8	R2,#d8	dir: 2	dir: 2,rel	R2	R2	#2	rel
В	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BN
	A,R3	A,R3	A,R3	A,R3	R3,A	A,R3	A,R3	A,R3	R3,#d8	R3,#d8	dir: 3	dir: 3,rel	R3	R3	#3	rel
ပ	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BNZ
	A,R4	A,R4	A,R4	A,R4	R4,A	A,R4	A,R4	A,R4	R4,#d8	R4,#d8	dir: 4	dir: 4,rel	R4	R4	#4	rel
٥	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BZ
	A,R5	A,R5	A,R5	A,R5	R5,A	A,R5	A,R5	A,R5	R5,#d8	R5,#d8	dir: 5	dir: 5,rel	R5	R5	#5	rel
ш	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BGE
	A,R6	A,R6	A,R6	A,R6	R6,A	A,R6	A,R6	A,R6	R6,#d8	R6,#d8	dir: 6	dir: 6,rel	R6	R6	#6	rel
ш	MOV	CMP	ADDC	SUBC	MOV	XOR	AND	OR	MOV	CMP	SETB	BBS	INC	DEC	CALLV	BLT
	A,R7	A,R7	A,R7	A,R7	R7,A	A,R7	A,R7	A,R7	R7,#d8	R7,#d8	dir: 7	dir: 7, rel	R7	R7	#7	rel

## ■ ORDERING INFORMATION

Part number	Package	Remarks
MB89589BPFM MB89P589BPFM	64-pin plastic QFP (FPT-64P-M09)	
MB89583BPFV MB89585BPFV MB89P585BPFV MB89583BWPFV MB89585BWPFV MB89585BWPFV MB89P585BWPFV	64-pin plastic LQFP (FPT-64P-M03)	







## FUJITSU LIMITED

For further information please contact:

#### Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0721, Japan Tel: +81-3-5322-3347 Fax: +81-3-5322-3386

http://www.fujitsu.co.jp/

#### North and South America

FUJITSU MICROELECTRONICS, INC. 3545 North First Street, San Jose, CA 95134-1804, U.S.A. Tel: +1-408-922-9000 Fax: +1-408-922-9179

Customer Response Center *Mon. - Fri.: 7 am - 5 pm (PST)* Tel: +1-800-866-8608 Fax: +1-408-922-9179

http://www.fujitsumicro.com/

#### Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10, D-63303 Dreieich-Buchschlag, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122

http://www.fujitsu-fme.com/

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LTD. #05-08, 151 Lorong Chuan, New Tech Park, Singapore 556741 Tel: +65-281-0770 Fax: +65-281-0220

http://www.fmap.com.sg/

#### Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1702 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu,Seoul 135-280 Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

F0012 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The contents of this document may not be reproduced or copied without the permission of FUJITSU LIMITED.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipments, industrial, communications, and measurement equipments, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.